The listing of claims will replace all prior versions, and listings, of claims

in the application:

Listing of Claims:

Claims 1.-14. (Cancelled)

Claim 15. (Currently Amended) A method for automatically allocating

addresses among control devices connected to a data bus system, in which the

control devices interchange data, using respective transmission/reception units,

via a common data bus line, and simultaneously access data sent using the

common data bus line; said method comprising:

starting an address allocation period by transmitting a message on

the common data bus line to a plurality of control devices that are to be

addressed, said message containing an address that is to be allocated;

in response to the message, during the address allocation period,

electrically breaking the common data bus line into individual subsections, by

each of the control devices which are to be addressed using a respective isolating

means for electrically breaking the common data bus line; [[and]]

Page 4 of 20

each of the control devices which are to be addressed placing its

respective transmission/reception unit at a transmission potential; [[.]]

each of said control devices determining whether there is a

downstream control device which is to be addressed; and

only a control device which determines that there is no downstream

control device that is to be addressed accepting said address contained in said

message.

Claim 16. (Currently Amended) The method as claimed in Claim 15,

A method for automatically allocating addresses among control devices

connected to a data bus system, in which the control devices interchange data,

using respective transmission/reception units, via a common data bus line, and

simultaneously access data sent using the common data bus line; said method

comprising:

Page 5 of 20

starting an address allocation period by transmitting a message on

the common data bus line to a plurality of control devices that are to be

addressed;

in response to the message, during the address allocation period,

electrically breaking the common data bus line into individual subsections, by

each of the control devices which are to be addressed using a respective isolating

means for electrically breaking the common data bus line; and

each of the control devices which are to be addressed placing its

respective transmission/reception unit at a transmission potential;

wherein, during a period of address allocation, [[:]]

each control device has an individually assigned time T_{SG};

at least one control device which is to be addressed measures

an electrical parameter after the time T_{SG} which has been assigned

for that at least one determined determine control device, in order

to determine whether there is a downstream control device which is

to be addressed; and

Page 6 of 20

said at least one control device allocates itself an address if

there is no downstream control device which is to be addressed.

Claim 17. (Previously Presented) The method as claimed in Claim 16,

wherein said electrical parameter determined is a differential voltage level at an

output of the at least one control device to a downstream control device, as is

obtained for determining message transmission in line with the bus system on

the data bus line.

Claim 18. (Previously Presented) The method as claimed in Claim 17,

wherein the electrical parameter measured is current on the data line at an

output of the at least one control device to a downstream control device, when

the data bus line is in the form of a single-wire data line.

Claim 19. (Previously Presented) The method as claimed in Claim 16,

wherein, in each particular control device, if there is a downstream control device

that is to be addressed then the data bus line is closed by that particular control

device, using the isolating means, and the transmission/reception unit in that

particular control device is turned off.

Page 7 of 20

Serial No. 10/539,606

Amendment Dated: August 22, 2007

Reply to Office Action Mailed: March 22, 2007

Attorney Docket No. 095309.56351US

Claim 20. (Previously Presented) The method as claimed in Claim 19,

wherein the isolating means comprises a switching transistor, a relay and a

repeater.

Claim 21. (Previously Presented) The method as claimed in Claim

20, wherein control devices which are not involved in the address allocation do

not send any signals to the data bus line in the address allocation period.

Claim 22. (Previously Presented) The method as claimed in Claim 21,

wherein:

after a time T_{MAX}, the isolating means in the control devices which

are to be addressed are closed and the latter's transmission units are turned off;

and

the time T_{MAX} is chosen to be greater than any of the times T_{SG}

which are individually assigned to the respective control devices which are to be

addressed.

Page 8 of 20

Claim 23. (Previously Presented) The method as claimed in Claim

22, wherein, during address allocation the address of the control device which is

to be addressed is obtained by one of:

transferring an address transmitted by a control device at the start

of the address allocation period; and

incrementing an address sent by a control device at the start of an

addressing cycle.

Claim 24. (Previously Presented) The method as claimed in Claim 23,

wherein the address allocation period is produced as part of an addressing cycle

and is started repeatedly by means of automatic flow control.

Claim 25. (Previously Presented) The method as claimed in Claim 24,

wherein after a particular time T_{CYC} the address allocation period is restarted,

with T_{CYC} being greater than T_{MAX}.

Claim 26. (Currently Amended) A bus system for a plurality of control

devices that are connected by a common data bus line, each of the control devices

having a respective transmission/reception unit for simultaneously accessing

Page 9 of 20

data sent via the common data bus line, where at least one control device has

isolating means for switchably interrupting the data bus line, and the at least

one control device has a measuring arrangement which measures an electrical

current or voltage signal on the data bus line at an output of said at least one

control device, which output is supplied to a downstream control device, wherein:

the measuring arrangement has first means for controlling the

isolating means and the transmission/reception unit in the at least one control

device; and

said first means takes [[the]] an evaluation of the measured

electrical current or voltage signal signals as a basis for controlling the isolating

means and the transmission/reception unit.

Claim 27. (Currently Amended) The bus system as claimed in Claim

26, wherein:

the measuring arrangement has a comparison means to which the

voltage level at the output of the control device is supplied as an input signal on

the data bus line; and at the output of the control device,

Page 10 of 20

the output signal from the comparison means forming forms the

input signal for controlling the isolating means and the transmission/reception

unit.

Claim 28. (Previously Presented) The bus system as claimed in Claim

27, wherein the isolating means comprises one of a switching transistor, a relay

and a repeater.

Claim 29. (Currently Amended) A method for assignment of

addresses to a plurality of control units that are connected by a common data bus

line, said method comprising:

one of said control units, acting as a master unit, transmitting a

message to remaining control units, acting as slave units, via said data bus line,

thereby initiating an address allocation period;

in response to said message, during said address allocation period,

each of said slave units opening a switch to break said data bus line within said

slave unit, and causing a dominant signal to be present at its input, which is

connected to an output of a preceding slave unit;

Page 11 of 20

Serial No. 10/539,606

Amendment Dated: August 22, 2007

Reply to Office Action Mailed: March 22, 2007

Attorney Docket No. 095309.56351US

each <u>salve</u> <u>slave</u> unit detecting whether a dominant signal is present at its output; and

only a slave unit which does not detect a dominant signal at its output accepting an address transmitted from the master unit at a preset time during a particular address allocation period.